Amendments to the Specification

On page 6, please replace the two paragraphs that begin on line 7 of page 6 with the following paragraphs:

The computer system 20 typically also includes one or more storage devices, such as hard disk drive 38 and a floppy disk drive 40 for receiving floppy disks such as 3.5-inch disks. Other additional peripheral devices 42 also can be part of the computer system 20 including output devices (e.g., printer or plotter) and/or optical disk drives for receiving, reading, and/or writing digital data on a CD-ROM. In the disclosed embodiment, one or more computer programs shown in phantom define the operational capabilities of the computer system 20. These programs can be loaded onto the hard disk drive 38 and/or into the main memory 24 of the computer CPU 22 via the floppy disk drive 40. Applications may be caused to run by double-clicking a related icon displayed on the display device 28 using the computer-pointing device 36. In general, the controlling software program and all of the data utilized by the program are stored on one or more of the computer system's 20 storage mediums such as the hard disk drive 38, or the other additional peripheral devices 42, such as a CD-ROM-42.

The system communications bus 30 allows data to be transferred between the various components in the computer system 20. For example, the CPU <u>22-20</u> may retrieve program data from the main memory 24 over the system communications bus 30. Various system busses 30 are standard in computer systems 20, such as the Video Electronics Standards Association (VESA) Local Bus, the industry standard architecture

01

Orl Centa. (ISA) bus, the Extended Industry Standard Architecture bus (EISA), the Micro Channel Architecture bus (MCA) and the PCI bus. In some computer systems 20, multiple system communication busses 30 may be used to provide access to different units of the system 20. For example, a computer system 20 may use a PCI bus to connect a CPU 22 to peripheral devices 28, 34, 36, 38, 40, 42 and concurrently connect the CPU 22 to main memory 24 using an MCA bus.

On page 8, please replace the paragraph that begins on line 3 of page 8 with the following paragraph:

In brief overview, referring now to FIG. 2, one embodiment of a TMR, fault-tolerant computer system 20 is shown that includes three CPU boards 22, 22', 22" (generally 22) and at least two I/O subsystems 26, 26' (generally 26), redundant communications busses 30, 30' (generally 30), redundant I/O subsystems 26", 26", 26", 26' (generally 26), one or more first peripheral busses 64a through 64m (generally 64), one or more redundant first peripheral busses 64a' through 64m' (generally 64'), a patch panel 54, one or more second peripheral busses 64a' through 64n' (generally 64'), and one or more peripheral devices 42a through 42n (generally 42).

On page 30, please replace the paragraph that begins on line 10 of page 30 with the following paragraph:

J3

In one embodiment, the voting module 153 includes a voter, 154 a first switch 155 and a second switch 155' (generally 155). The voter has one input port for each of the redundant CPUs 22 (i.e., three inputs for a TMR system 20) and one output port. The output port is connected to an input port of each of the two switches 155, 155'. Each of the switches 155 has two output ports. Each of the output ports of the switch is further connected to a respective port of the switching fabric 150 through a respective communications link 160. Substantially the same information is presented on each of the two output ports of either of the switches 151 such that the two communications links 160 provide redundant paths to the destination node 151, 170. In one embodiment, if either of the switches 155-151 should fail, the other redundant switch continues to provide redundant connectivity to the switching fabric 150.